22.5 A 4×20Gb/s WDM Ring-Based Hybrid CMOS Silicon Photonics Transceiver

Michal Rakowski^{1,2}, Marianna Pantouvaki¹, Peter De Heyn¹, Peter Verheyen¹, Mark Ingels¹, Hongtao Chen^{1,3}, Jeroen De Coster¹, Guy Lepage¹, Brad Snyder¹, Kristin De Meyer^{1,2}, Michiel Steyaert², Nicola Pavarelli⁴, Jun Su Lee⁴, Peter O'Brien⁴, Philippe Absil¹, Joris Van Campenhout¹

¹imec, Leuven, Belgium, ²KU Leuven, Leuven, Belgium, ³imec - Ghent University, Ghent, Belgium, ⁴Tyndall National Institute, Cork, Ireland

Silicon photonics (SiPh) has been identified as a prime technology targeting cost-effective short-range optical links [1]. Wavelength-division multiplexing (WDM) is an attractive approach for enabling high aggregate transceiver bandwidth without increasing the number of optical fibers used in the link. Ring-based optical modulators and wavelength-selective filters are attractive devices for scalable WDM SiPh transceivers owing to their compact footprint and moderate power required for thermal tuning. In this paper, we report on a thermally controlled ring-based flip-chip integrated CMOS-SiPh transceiver with 4 channels operating at 20Gb/s.

A schematic of the 4x20Gb/s WDM CMOS-SiPh prototype and the characterization setup is depicted in Fig. 22.5.1(a). On the transmitter (TX) side of the SiPh chip, a cascaded array of 4 depletion-type silicon ring modulators is implemented with a 300GHz resonance wavelength spacing. Each ring modulator can be thermally tuned by a dedicated heating element and is connected through flip-chip bonding to a differential driver on the CMOS chip. On the receiver (RX) side, a collectively thermally tunable 5-channel double-ring based WDM filter with matching wavelength channel spacing is implemented to demultiplex the WDM optical beams into separate waveguides [2]. The optical signal is detected by a germanium waveguide photodiode and is further amplified and converted into a voltage by a TIA located on the CMOS chip. At the edge of SiPh chip, an array of 12 (actually 3 in this experiment) single TE polarization grating couplers, with 250µm pitch, is used to couple the optical signals from single-mode optical fibers onto the photonic chip. An array of 12 single-mode fibers are permanently attached at the edge of Si photonic chip using a planar fiber-packaging method [3]. Figure 22.5.2 summarizes the performance of the SiPh devices.

Figure 22.5.3(a) presents the schematic of the asymmetric differential CMOS driver circuit providing 1.95V_{pp} voltage swing (with anode stage enabled) across the ring modulator. This higher-than- V_{DD} voltage swing extends the optical modulation amplitude (OMA). The cathode stage, consisting of a chain of 12 inverters, features full V_{DD} voltage swing and provides the reversed-bias voltage to the ring modulator, while the tunable anode stage extends the voltage swing in forward bias. Transistor MN2 in the anode stage closes the charging path from MP1 providing a controllable fraction of the supply voltage at its output in order to stay below a built-in voltage to prevent carrier injection into the diode, which would slow down electro-optic modulation. The swing at the anode is controlled through transistors MP2, MP4 and MP5. Each operating driver with anode stage enabled at 20Gb/s consumes 26mW power from the 1.3V supply voltage. On the receiver side, transimpedance amplifiers based on a chain of seven inverter-based TIA and g_m stages [4] are used. The receiver circuit, shown in Fig. 22.5.3(b), is powered from 1.1V, which allows it to achieve 10Gb/s modulation speed. From a 1.3V supply voltage both the gain and 3dB bandwidth are improved enabling 20Gb/s operation with energy efficiency of 0.58pJ/b.

To compare single and multi-wavelength transmission, first we characterized each channel separately and subsequently in WDM configuration. The transmission spectra through all 4 rings characterized with and without applying a heater voltage to each ring modulator are presented in Fig. 22.5.1(b). The optical loss on the TX side is measured to be -19dB, which is higher than expected (-11.5dB) due to a yield issue. Although the experiment is originally designed for 4 channels, due to external setup limitations we test 2×2 -channels running simultaneously both on the TX and RX side. The optical eye diagrams are recorded for each channel separately and subsequently with two drivers operating simultaneously (Fig. 22.5.3) to assess victim-aggressor crosstalk. The optical power to the chip is provided from a 2-channel laser source with 300GHz-spaced operating wavelengths and optically multiplexed by 50% optical splitter. Each TX driver is fed with independent PRBS-7 data streams from an external PPG using a 50Ω -terminated GSGSG probe. This allows us to enable

simultaneously two drivers and to demonstrate 2×20Gb/s optical transmission. To maximize OMA, the modulators are tuned individually with the heating ring element to shift their resonance wavelengths to match the laser grid. We also use an erbium-doped fiber amplifier (EDFA) with output power set to 8dBm and subsequent optical power splitter (90%/10%) at the TX output to simultaneously provide the modulated optical signal back to the receiver on the photonic chip and to record the optical eye diagrams on a scope. In the WDM case, we use a narrow (~2nm) optical filter before the scope to select the wavelength channel of interest. The eye diagrams measured on the drivers with on-chip multiplexer (Fig. 22.5.1(a): drv2 and drv3), which selects an internal or external data source, exhibited ~8ps higher jitter in both single-wavelength and WDM tests. When the two neighboring drivers are running at the same time (drv1 and drv2) or (drv3 and drv4) the horizontal eye opening decreases by an additional ~10ps jitter coming from electrical crosstalk and increased load of TX power line. Thermal crosstalk is also observed and requires a minor adjustment of both ring modulator heater voltages to optimize OMA on both operating channels. The worst measured extinction ratio (ER) is >7dB for the WDM test and >9dB for single wavelengths.

The electrical eye diagrams at the receiver measured for each wavelength separately and also with two WDM channels operating simultaneously are shown in Fig. 22.5.5. The wavelength channels are demultiplexed to separate waveguides terminated with Ge photodiodes by the thermally tuned WDM ring-based optical filters integrated on the SiPh die. The optical power of -2dBm after the EDFA and the polarization controller is sufficient to generate up to 140µA photocurrent per channel. The RX sensitivity is estimated to be -7.2dBm of average optical power at the photodetector for BER = 10⁻¹². All the electrical eye diagrams are measured with the TIA operating at 1.3V and with the current bias set to 75µA to subtract the average photocurrent to provide the appropriate input bias to the TIA. We measure the eye diagrams of both receiver outputs subsequently using a 40GHz GSG probe. The timing jitter generated by the electrical mux in front of two TX drivers is also observed in the received eve diagrams. The BER on one of the RX outputs for single and two-wavelength transmission is measured and plotted in function of average optical power at the detector (Fig. 22.5.5). Due to increased jitter on the TX in case of WDM transmission (additional ~10ps) and worse eye quality, we observe on average about 1.5dB optical power penalty to maintain the same BER compared to the single-wavelength case. The electrical energy efficiency (excluding laser power) of the optical link at 2x20Gb/s is measured to be 1.9pJ/b/ch in addition to 7.1mW/nm/ch of the heater power for tuning ring modulators and WDM filter.

Figure 22.5.6 presents the transceiver performance summary and a comparison table. Figure 22.5.7 presents a picture of the CMOS chip fabricated in a 40nm low-power technology and the Si-photonic chip fabricated in imec 200mm pilot line using a subset of 0.13μ m CMOS processing modules [2], and the flip-chip integrated transceiver on a PCB with attached fiber array.

Acknowledgment:

This work was supported by imec's CORE partner program. The authors would like to thank the effort of imec's 200mm pline for their contribution to the photonics device fabrication and Tyndall National Institute, Ireland for the fiber packaging.

References:

[1] I.A. Young, *et al.*, "Optical I/O Technology for Tera-Scale Computing," *JSSC*, pp. 235-248, Jan. 2010.

[2] P. Verheyen, *et al.*, "Highly Uniform 25 Gb/s Si Photonics Platform for High-Density, Low-Power WDM Optical Interconnects," *OSA Dig. Tech*, paper IW3A.4, 2014.

[3] N. Pavarelli, *et al.*, "Packaging challenges for integrated silicon photonic circuits," *Proc. SPIE 9133*, May 2014.

[4] M. Rakowski, *et al.*, "Highly sensitive, low-power, 10-20Gb/s transimpedance amplifier based on cascaded CMOS inverter gain stages," *OIC*, pp. 115-116, May 2014.

[5] C. Li, *et al.*, "A ring-resonator-based silicon photonics transceiver with biasbased wavelength stabilization and adaptive-power-sensitivity receiver," *ISSCC Dig. Tech. Papers*, pp. 124-125, Feb. 2013.

[6] F.Y. Liu, *et al.*, "10-Gbps, 5.3-mW optical transmitter and receiver circuits in 40-nm CMOS," *JSSC*, pp. 2049-2067, Sept. 2012.

[7] J. Buckwalter, *et al.*, "A Monolithic 25-Gb/s Transceiver with Photonic Ring Modulators and Ge Detectors in a 130-nm CMOS SOI Process," *JSSC*, pp. 1309-1322, June 2012.

ISSCC 2015 / February 25, 2015 / 3:15 PM



Figure 22.5.5: Measured 20Gb/s RX eye diagrams and BER (single wavelength and 2-WDM operation).

Figure 22.5.6: 20Gb/s CMOS-SiPh transceiver performance summary and comparison table.

