



PHOTONICS RESEARCH GROUP

INTRODUCTION TO SILICON PHOTONICS CIRCUIT DESIGN

Wim Bogaerts

Short Course 454 - OFC 2021



Circuits connect elements together with waveguides

MANIPULATING LIGHT ON CHIPS

Complexity

Overall Performance

Reliability

Ergonomy

goes up



The benefits of scale



Power consumption Ecological Footprint Cost goes down

PHOTONIC INTEGRATION: MANY FUNCTIONS ON A CHIP WVERSITY Ight source ight ight source ight source ight source ight ight source ight ight source ight source ight ight ight source ight source ight ight source ight ight source ight ight source ight ight ight source ight source ight source ight ight source ight ight source ight ight source ight source ight ight source ight ight ight ight source ight ig

Circuits connect elements together with waveguides



Propagate light from the input to the output

- wavefronts propagate with velocity $v_{ph}(\lambda) = \frac{c}{n_{eff}(\lambda)}$ ($n_{eff}(\lambda)$ = effective refractive index)
- Dispersion: $n_{eff}(\lambda)$ is wavelength dependent
- Group velocity: time delay of a wave packet: $v_g(\lambda) = \frac{c}{n_g(\lambda)}$



SPLITTERS



Splits light in two equal parts

out2

out1

in

- one input
- two outputs
- symmetric

Reciprocal: Also has 3dB loss when used as a combiner.





WAVELENGTH FILTERING

channel drop filter

 selects a passband from a wavelength range

interleaver

 separates alternating wavelength bands

demultiplexer

separates multiple
wavelength channels



out5

WAVELENGTH FILTERING



Mach-Zehnder filters

- two-arm interferometer
- fixed delay ΔL
- sinusoidal spectral response

Can be cascaded for more complex filters

GHEN1

UNIVERSITY

າງອດ



RING RESONATOR

Light resonates in ring cavity:

- $L_{optical} = L_{physical} \cdot n_{eff} = m \cdot \lambda$
- Quality factor Q ~ cavity losses (internal + coupling)





ELECTRICAL MODULATION



Electrical actuation: Switching and modulation

- Thermal
- Carrier injection/extraction
- Electro-optics

Different applications:

- Tuning: slow, analog
- Switching: slow, digital (<kHz), full amplitude
- Signal modulation: fast (GHz 100GHz)
 - amplitude
 - phase

lec

PHOTODETECTION



Mechanisms



- **photodiodes**: absorbed photon creates electron-hole pair.
 - p-i-n diode
 - metal-semiconductor-metal diode
- **photoconductors**: absorbed photon creates free carriers
- photobolometers: absorbed photon heats material, which then changes electrical resistivity

Examples

- III-V semiconductors (visible, telecom, MIR)
- Germanium (telecom)
- Silicon (visible, NIR)

LASERS AND AMPLIFIERS





Introducing optical gain on a PIC

- semiconductors (III-V, Germanium) can be electrically pumped
- rare-earth (Erbium) can be incorporated in glass waveguides
- parametric gain (four wave mixing) requires nonlinear material



GROWING PHOTONIC CHIP MARKET

Different material systems



75% = semiconductor technology

WHAT IS SPECIAL ABOUT "SILICON PHOTONICS"?







WHAT IS <u>SILICON</u> PHOTONICS?

The implementation of high density photonic integrated circuits by means of CMOS process technology in a CMOS fab



Enabling complex optical functionality on a compact chip at low cost

SILICON IS NOT A GOOD PHOTONIC MATERIAL





SILICON PHOTONICS INDUSTRIAL LANDSCAPE





SILICON PHOTONICS: WAVELENGTHS AND MATERIALS





WHY SILICON PHOTONICS?



Large scale manufacturing



Submicron-scale waveguides



SILICON PHOTONIC WAVEGUIDES





HIGHER CONTRAST, SMALLER CORES, TIGHTER BENDS





Silica on silicon

Contrast ~ 0.01 – 0.1 Mode diameter ~ 8µm Bend radius ~ 5mm Size ~ 10 cm²



Indium Phosphide

Contrast ~ 0.2 – 0.5 Mode diameter ~ 2µm Bend radius ~ 0.5mm Size ~ 10mm²



Silicon on insulator

Contrast ~ 1.0 - 2.5Mode diameter ~ 0.4μ m Bend radius ~ 5μ m Size ~ 0.1mm²



HIGH INDEX CONTRAST: A BLESSING AND A CURSE



Every nm³ matters

CMOS technology is the only manufacturing technology with sufficient nm-process control to take advantage of the blessing without suffering from the curse



BARE SILICON-ON-INSULATOR WAFER





PHOTOLITHOGRAPHY

- 1. Spin-coat Photoresist + pre-bake
- Mask is projected in the resist (UV light at 248nm or 193nm)
- 3. Post-Exposure bake
- 4. Resist is developed

Silicon (220nm)

Exposed

Photoresist

SILICON ETCHING

- 1. Plasma etches the exposed silicon
- 2. Remaining resist is stripped



PARTIAL SILICON ETCHING

- 1. Lithography of second layer
- 2. Plasma etching
- 3. Resist Stripping



DOPED REGIONS FOR MODULATORS AND HEATERS

- 1. Lithography of windows
- 2. Ion implantation
- 3. Resist Stripping



Doped Silicon

Modulator

Heater

GERMANIUM PHOTODETECTORS



- 1. Oxide cladding
- 2. Planarization (CMP)
- 3. Opening of window
- 4. Epitaxial Growth of Ge
- 5. Planarization (CMP)



ELECTRICAL CONTACTS: DAMASCENE PROCESS

Tungsten contacts

- 1. Depositing dielectric layers
- 2. Lithography and Etching holes
- 3. Filling with Tungsten (W)
- 4. Planarization (CMP)

METAL INTERCONNECTS: DAMASCENE PROCESS

- 1. Depositing dielectric layers
- 2. Lithography and Etching tracks
- 3. Filling with Copper (Cu)
- 4. Planarization (CMP)

Repeat for more layers





METAL BONDPADS

Bond pads

- 1. Deposit dielectric layers
- 2. Depositing Metal (AICu)
- 3. Lithography and Etching pads

SILICON PHOTONICS CHIPS




WAVEGUIDES





Wavelength [nm]

DIMENSIONAL DEPENDENCE OF A WAVEGUIDE







SENSITIVITY OF SILICON PHOTONICS WAVELENGTH FILTERS

Especially wavelength filters are sensitive:

- geometry
- stress
- temperature



GHENT

mec







THE BASIC OPTICAL PHASE SHIFTER: A HEATER





THE BASIC OPTICAL PHASE SHIFTER: A HEATER



Performance determined by geometry

- not too close to waveguide (metal absorbs)
- volume to be heated (thermal mass)
- Thermal leakage paths



ELECTRICAL SIGNAL MODULATION





ELECTRICAL SIGNAL MODULATION

Add doped junction to silicon waveguide: modulate refractive index

- travelling wave modulator
- ring resonator modulator





25Gb/s, IVpp Vbias= -0.2V, ER = 2.3dB, Q = 5.3, Opt. Power=13dbm, 1560nm, PRBS=2e31-1



56Gb/s, 2.5Vpp Vbias=-0.75V, ER=4dB, Q=4.2, PRBS=2e31-1





accumulation

Refractive-index of semiconductors depends on local carrier density

Modulate carrier density in waveguide

- phase modulation
- (spurious) amplitude modulation (free carrier absorption)

Modulation mechanisms

- carrier injection (in pin diode) speed limited by carrier recombination (~GHz)
- carrier depletion (in pn diode) speed limited by RC constant
- carrier accumulation (in capacitor) speed limited by RC constant

GE-DETECTORS COUPLING FROM SILICON WAVEGUIDES





Relevant parameters

GHENT UNIVERSITY nec

- Responsivity (A/W)
- Bandwidth (GHz)
- Dark current (nA)

III-V LASERS ON SILICON

Silicon does not emit (indirect bandgap) Bonding of III-V layer stack on silicon Careful engineering of the transitions





III-V EPITAXY ON SILICON: DIFFICULT





Challengin

- lattice constant mismatch
- polar vs. apolar material
 Solutions:
- Thick buffer layers
- high aspect ratio growth
- quantum dots

First lasing demonstrated (optically pumped)

າງອດ

GHENT UNIVERSITY

Small building blocks \rightarrow Large circuits

µm-scale building blocks

cm-scale chips

thousands – millions components





SILICON PHOTONIC CIRCUIT SCALING

Rapidly growing integration

- O(1000) components on a chip
- photonics + electronic drivers
- different applications (mostly comms)
- Relatively small chip volumes (compared to electronics)



All photonic circuits are ASICs



PHOTONIC LARGE-SCALE INTEGRATION IS HERE

That does not mean it is easy...

Larger circuits \rightarrow lower fabrication yield?







MORE THAN JUST PHOTONS





THE PHOTONIC CHIP IS JUST A PART OF THE SYSTEM





PACKAGING TECHNOLOGY

- Combining photonics and electronics
- Fiber interfaces
- RF connections
- Thermal and mechanical





FABLESS SILICON PHOTONICS

Many fabless Silicon Photonics companies have emerged

- from direct collaboration with fabs (Luxtera, ...)
- starting from MPW (Caliopa, Genalyte, Acacia)

Established players are also partnering

- e.g. Finisar with ST
- Many keep their fab a secret

How to enter as a new (fabless) startup?





COMPLEXITY AS AN ENABLER



Integrated Electronics

- billions of digital gates: unprecedented logic performance
- millions of analog transistors: unprecedented control
- (even with imperfect components: enabled by design!)



Integrated Photonics (Silicon Photonics)

- technological potential of 10000+ photonic elements on a chip
- not even scratched the surface of what this could do



PHOTONIC CIRCUIT DESIGN

ENABLING COMPLEXITY IN PHOTONICS



Industrial PIC technology platforms (Si, InP, ...)

- demonstrations of sensors, spectrometers, ...
- commercial products

But: fairly simple circuits ~ 1970s ICs

More complexity is enabled by design methods

- Design capture: translating ideas to circuits
- Circuit simulation (electrical+photonic)
- Variability analysis on circuits
- Yield prediction and improvement



COMPLEX CIRCUITS ≠ COMPLICATED BUILDING BLOCKS





You can do a lot with a few building blocks

Electronics: Transistors, Resistors, Diodes, ... Photonics: Waveguides, Directional couplers, ...

Complexity emerges from connectivity

But you need to support complexity

- Accurate models
- Variability
- Parasitics

DESIGNING PHOTONIC INTEGRATED CIRCUITS



Can we learn from electronic ICs?

- Millions of analog transistors
- Billions of digital transistors
- Power, timing and yield
- First time right designs
- Very mature Electronic Design Automation (EDA) tools!
- A well established design flow

Can we repurpose this for photonics?

DESIGN ENVIRONMENTS ARE EMERGING

Combinations of Photonics Design and EDA

Physical simulation combined with circuit design

Physical and functional verification

First PDKs with basic models



WHAT IS A DESIGN FLOW?



⁶⁶ Design is the creation of a plan or convention for the construction of an object or a system??

Design Flow

Garepeatable pattern of activity, usually involving multiple tasks with a specific set of outcomes??

WHAT IS THE PURPOSE OF A DESIGN FLOW?





to translate an idea into a **WORKING** chip.

A TYPICAL DESIGN CYCLE





design flow

A GREAT IDEA?





design flow

DESIGN CAPTURE AND SIMULATION





design flow



DESIGN CAPTURE

Select/construct functional blocks Connect them together

• Netlist:

list of connections ("Nets") and which components the nets are attached to.

Schematic:

graphical representation of a netlist, with placements







HIERARCHY

Netlists are hierarchical

- Hierarchical cells: contain another netlist
- Atomic cells:
 contain a circuit model





DESIGN CAPTURE AND SIMULATION





Capture design intent in a functional description

- underlying equations
- behavioral models
- flow of information

This typically results in a schematic circuit

Simulated at an abstract level

Optimization: an iterative process

design flow



MODELS FOR CIRCUIT SIMULATION

Should allow simulation in a larger circuit

- based on equations
- based on measurement data
- based on EM simulations

Photonics: Nothing really standardized

- No standardized simulation method
- No standard model description
- No standard signals



A GOOD CIRCUIT MODEL

- Maps input signals correctly to output signals
- In frequency domain and time domain
- Is efficient (for circuit simulations)
- Has meaningful parameters
- Can be extracted from measurements




BLACK-BOX VS. WHITE-BOX MODEL



White-box:

- knows the circuit
- captures the physics







Black-box:

- internals unknown
- mathematical 'fit'





 $S_{out}(t)$

OPTICAL CIRCUIT SIMULATION

Generalized scattering of an incoming wave

- Calculates one wavelength at a time
- gets response between all ports in one operation
- Can only model linear, time-invariant systems





Frequency domain simulations are very useful for calculating

- Insertion losses
- Backreflections
- Dispersion (wavelength dependence)
- Wavelength filter response

and can also be extended to model

- Slowly varying effects
- Certain optical nonlinearities

WHAT IS A PORT OF A WAVEGUIDE COMPONENT?

Orthogonal states

- Physically separated waveguides
- Each mode in the waveguide

Example: 6 "ports" \rightarrow 6×6 S-matrix

In practice: Only use the relevant modes (rest is "loss")



3 physical waveguides TE 2 guided modes TM 93

TIME DOMAIN OPTICAL CIRCUIT SIMULATION





Calculate time response of a circuit

- to a stimulus (or combination of excitations)
 - at certain output monitors
 - using discrete time steps

Pro:

- Faster than electromagnetic simulations
- Supports large circuits

Con:

- Slower than frequency domain
- Only response to specific stimulus



- time-varying signals propagating between nodes ٠
- Linear, nonlinear and electro-optic systems ٠
- Basically any equation can describe a node •
- Still fast, but slower than frequency-domain ٠
- Every excitation needs a new simulation •

OPTICAL VS. ELECTRICAL CIRCUIT SIMULATION

optical = electrical ... at very high frequency

- ultra-small time steps (fs)
- ultra-long simulations (10¹² time steps)
- high-bandwidth signals (200THz)



TIME STEPS





need sufficient accuracy:

- circuit elements have a delay of at least 1 time step
- integration of differential equations get more accurate with smaller time steps
- Smaller steps = longer simulation



ullet



•



•



OPTICAL SIGNALS: EXAMPLE

two directions

complex number

Example: Spectrometer

- two directions (parasitic reflections)
- wavelength filtering: phase
- continous spectrum: 100nm @ 5pm
- one mode



wavelength: N channels mode/polarization: M modes

umec

 $2 \times 2 \times 20000^{\text{GHENT}} \times 1$



SIMULATING LINEAR CIRCUITS

Photonics does not fit easily in Spice

Effort-flow systems



Electrical	Voltage	Current
Fluidic	Pressure	Flow
Thermal	Temperature	Heat Flow*
Mechanical	Force	Motion
Photonic?	E-field	H-field

Not the best formalism for photonics (more like an RF wave)

PHOTONICS AND ELECTRONICS USE DIFFERENT FORMALISMS



GHENT UNIVERSITY nec

SIMULATING PHOTONICS + ELECTRONICS



Real system: photonics + electronics

Example: optical link



SIMULATING PHOTONICS + ELECTRONICS

Circuit has optical and electrical parts:

Some components overlap





SIMULATING PHOTONICS + ELECTRONICS

Simulating everything in electrical simulator (SPICE – MNA)

- Use native, verified models for electronics
- Build Verilog-A models for photonics





SIMULATING PHOTONICS + ELECTRONICS



Simulate everything in a photonics simulator (Interconnect, Caphe, OptSim)

- Optimized models and formalisms for photonics
- Electronics models need to be mapped. No verified fab models
 for photonic



SIMULATING PHOTONICS + ELECTRONICS

Co-simulate with waveform exchange

- Photonics and electronics in optimized model, executed sequentially ullet
- Output of one simulation = input of next simulation ullet



nec

UNIVERSITY

SIMULATING PHOTONICS + ELECTRONICS

True cosimulation (photonics and electronics in lockstep)

- Both photonic and electronic simulators run in parallel
- Photonic and electronic model exchange data at each step



າາຍດ

UNIVERSITY

Mixed-signal

simulator

CO-SIMULATION





Optical and electrical co-design in Virtuoso Schematic Photonic simulation in Lumerical Interconnect

A. Farsaei, APC 2016, JTu4A.1

FROM FUNCTION TO LAYOUT





design flow

time



LAYOUT

Geometric patterns

- Originally drawn by hand
- Now drawn by computer
- or programmed using scripts

Different layers

- correspond to process steps: Mask layers
- or to logical operations (e.g. Boolean operations)

Different purposes

• Intent of the drawn shape: process, exclusion, annotation, ... nec

UNIVERSITY



LAYOUT: CIRCUITS

Organized in (reusable) Cells

- placement
- transformations

Hierarchy: Cells contain other cells

Routing

- Optical connectivity with waveguides
- Electrical connectivity with metal wiring
- Avoid crossings/shorts/disconnects



A DESIGN CELL



combines the different aspects of the design

- symbolic representation
- layout (shapes on mask layers)
- location and orientation of the ports
- a model

Static content: can be stored in a file (e.g. EDIF) Easy exchange, tool vendor independent

A PARAMETRIC CELL

Same as a cell, but the content is generated based on parameters

Input: user parameters

Output: data



in the middle: an *evaluator* function

- a piece of software code
- tool vendor dependent

Storage: in a database



THE SYMBOL VIEW

Abstract representation of a component

- Symbolic drawing
- I/O ports/terms (optical/electrical)
- Parameters

There is a standard in electronics (EDIF files) but not between photonics tools.

GHENT UNIVERSITY າງອດ



THE NETLIST/SCHEMATIC VIEW

The netlist describes the internal connectivity of a (sub)circuit

 Circuit elements (instances) gc_in, gc_out - grating coupler

wg - waveguide ps - phase shifter

 Connection between ports gc_in:out – wg:in wg:out – ps:in ps:out – ring:in ring:out – splitter:in

...

...

 Connections with outside world gc_in:vertical_in – in gc_out:vertical_in – out pd:out – PDout pg:gnd – GND



THE LAYOUT VIEW



Hierarchical description of polygons on layers

- Raw polygons
- Instances of other cells
 - single
 - array

Here parametrization is used most intensively

- calculate complex shapes
- perform repetitive placements

SCHEMATIC DRIVEN LAYOUT (SDL)





design flow

time

SCHEMATIC DRIVEN LAYOUT (SDL)



Derive the physical layout from the schematic

- Generate the Layout (P)Cells
- Place the Layout Cells
- Connect the layout cells together

Not trivial to fully automate

- What is the optimal placement?
- Is the topology possible?
- Constraints for length matching?
- On which layer to route?
- Waveguide bends and crossings?

Combination of manual + auto

mec

GHENT UNIVERSITY





Photonic-specific constraints

- 'optical length' and phase control
- minimal bend radius
- waveguide spacing
- matching port direction
- single routing layer!





PHOTONIC SDL TOOLS ARE EMERGING

Luceda, Synopsys, Mentor Graphics, Cadence ...

Pure photonics or based on EDA tools

- define connections
- place components
- route waveguides



IS THE LAYOUT VALID?





design flow

time
DESIGN RULE VIOLATIONS: EXAMPLES





PHOTONIC PROBLEMS WITH DRC?

DRC techniques were designed for electronics: 90-degree angles...

Silicon Photonics:

- All-angle waveguides discretized...
- Nanometer scale sensitivities
- Arbitrary geometries (e.g. slot waveguides, PhC)









PATTERN DENSITIES



Pattern density must be sufficiently uniform

- Etch rate control
- Avoid CMP dishing

Tiles are added

. . .

There must be sufficient room to add tiles

- Slab areas (AWG)
- Dense waveguide arrays

FUNCTIONAL VERIFICATION





design flow

time

FUNCTIONAL VERIFICATION: LAYOUT VERSUS SCHEMATIC



Check Connectivity

Are the correct components placed?

Are they properly connected?





Check functionality

Did we use the right parameters?

Does the layout perform the correct function?

e.g. does the waveguide have the correct width (i.e. optical length)



FUNCTIONAL VERIFICATION





design flow

time



FABRICATION

"no plan survives contact with the enem Wiversity

H. von Moltke (misquoted)



design flow

time





example: IMEC silicon Photonics

Layer depositions

Pattern definition (lithography)

Pattern transfer (etch)

Planarization

. . .

Thermal treatment

Doping and implantation

and each step with imperfections and variability

LITHOGRAPHY: NOT PERFECT

Spatial low-pass filter

- Minimum feature size
- Minimum pitch
- Pattern rounding
- Example: Bragg grating









OPTICAL PROXIMITY CORRECTIONS (OPC)



Overcome rounding: add OPC

- serifs
- cutouts

Makes mask more complex (and costly)

Not always possible without violating DR





FABRICATION: IN-LINE DATA





design flow

time





IN-LINE PROCESS DATA

Collect data from wafers as they are being processed

- Line width ____
- Etch depth —

. . .

Layer thickness —

Feed in design process

- FRONT-END: Predict behavioural change
- BACK-END: Adjust layout

STATISTICS!



THERE ARE MANY SOURCES OF NON-UNIFORMITY





139

silicon

silicon dioxide

DESCRIBING VARIABILITY AT DIFFERENT LEVELS



process conditions

• • •

exposure dose resist age plasma density slurry composition

device geometry

...

line width layer thickness sidewall angle doping profile

w0

w1

optical device properties

effective index group index coupling coefficients center wavelength

...

circuit properties

• • •

Ρπ

optical delay path imbalance tuning curve

L_{ring}

system performance

FR

...

insertion loss crosstalk noise figures power consumption

VARIABILITY EFFECTS WORK ON DIFFERENT SCALES



141

GHENT UNIVERSITY

unec

MAPPING GEOMETRY ON OPTICAL PROPERTIES

- width/thickness
- effective/group index





MAPPING GEOMETRY ON OPTICAL PROPERTIES

- width/thickness
- effective/group index





LINEWIDTH MAP





144



OTHER EXAMPLE: 4-RING DEMUX

- 4 rings with 1.6nm spacing •
- $\lambda_1 = 1.55 \, \mu m$



140

EFFECT OF LINEWIDTH VARIATION





fabrication linewidth variation only ($\sigma = 1nm$)

Bogaerts, JSTQE 2019

14*1*

BRINGING THE DEVICES CLOSER TOGETHER





TESTING



design flow

time



HOW TO TEST?

Electrical, optical, or both?

Wafer-scale testing -> grating couplers

Testing after packaging?

Need statistics?

depends on application







CHALLENGE: DEFINING GOOD TESTS

You need to think about tests during the design stage

- Which structures are representative?
- How can I isolate them?
- What parameters do I want to measure?
- How will I analyse/fit the data?

Parameters for your component models!

— What makes a good model?



Typical silicon nanowire





- $loss(\lambda) \rightarrow polynomial?$
- nonlinearities?

How to measure n_{eff} ?

OUR SIMPLE DESIGN FLOW





design flow

time

OUR SIMPLE DESIGN FLOW





design flow

time



EXCHANGE OF INFORMATION

Files

- Layout: GDSII and OASIS
- Netlist/Schematic: Spice, EDIF
- Models: Spice, VerilogA, C++, Python
- PCell code: Skill, Python, Tcl
- Data: Touchstone, XML

Databases

- proprietary
- EDA standard: OpenAccess



DESIGNING IN CODE VERSUS GUI



Designing in Code

from ipkiss3 import all as i3

class RingResonator(i3.PCell):

class Layout(i3.LayoutView):

ring_radius = i3.PositiveNumberProperty(default=20.0)
wg_width = i3.PositiveNumberProperty(default=0.45)
coupler_gap = i3.PositiveNumberProperty(default=0.3)

def _generate_elements(self, elems):
 r = self.ring_radius
 g = self.coupler_gap
 w = self.wg_width

return elems

Designing in GUI



DESIGNING IN CODE VERSUS GUI



Designing in Code

Pro:

- Easy to reuse
- Easy to upgrade design
- Easy to share and version
- Easy parametrize
- Easy to document and make examples
- Everything is numerically correct

Con:

- Harder to learn
- No immediate visual feedback

Designing in GUI

Pro:

- Intuitive quick start
- Visual feedback
- WYSIWYG
- Quick point and click

Con:

- Difficult to make complex things
- No calculations
- A lot of manual work
- Easy make small (invisible) mistakes

DESIGNING IN CODE VERSUS GUI



Designing in Code

- parameter sweeps
- calculated geometries
- circuit models
- automatic placement and routing

Designing in GUI

- schematic connectivity
- layout positioning (floorplanning)
- fixing the last DRC errors
- quick manual routing

ABSTRACTIONS IN A CIRCUIT DESIGN FLOW





ABSTRACTIONS IN A CIRCUIT DESIGN FLOW





PDK: INTERFACE FROM FAB TO DESIGNER



technology and verification rules





component libraries documentation support scripts

PDK for photonics











[]	[]
·'	
L	L
L	L

layout generation and verification

ABSTRACTIONS IN A DESIGN FLOW




WHY MORE COMPONENT DESIGN IN PHOTONICS











More geometric design freedom

- Photonic Crystals
- Subwavelength gratings
- Arbitrary holographic functions

More complex behaviour

- Phase: interference effects
- Wavelength dependence
- Nonlinearities

— ...

Requires accurate physical modelling

COMPONENT DESIGN VS. CIRCUIT DESIGN





FILARETE

PHOTONIC CIRCUIT DESIGN TOOLS

















TOOL CAPABILITIES



	Component sim	Circuit Sim	Component Layout	Circuit Layout	Verification
SYNOPSYS °	Fullwave Beamprop	OptSim	Optodesigner	Optodesigner	Optodesigner
cādence [™]		Spectre AMS	Virtuoso	Virtuoso	Assura
SIEMENS Menlor		Eldo	L-Edit	L-Edit LightSuite	Calibre
LUCEDA	Camfr 🔶 📩	Caphe	IPKISS	IPKISS	*
	ModeDesigner	ComponentMaker			
Illuminating the way	FDTDSolutions ModeSolutions Device	Interconnect			
Nazcadesign	*		Nazca	Nazca	
Photon Design.	Fimmwave Omnisim	PICwave			
35 SIMULIA	CST studio				



Learning cycles through fabrication take a lot of time.



unec

GHENT UNIVERSITY

PROTOTYPING A NEW ELECTRONIC CIRCUIT

Select a suitable programmable IC: FPGA, DSP, µC (1d)

NRE

Unit Cost

Unit Size

Program and test the chip (1-4w)

Only then, if needed:

Design ASIC ullet



THE PHOTONIC FPGAs?

or programmable photonics

reconfigurable photonics

photonic processors

universal photonic circuits ...



Photonic Integrated Circuits

that can be reconfigured

using software

to perform different functions.





PROGRAMMABLE PHOTONIC CHIP

Can process signals in the optical domain

- balancing
- filtering
- transformations

Both on Optical and RF signals





GENERIC PROGRAMMABLE OPTICAL PROCESSOR

Optical inputs and outputs

- RF inputs: modulators
- RF outputs: balanced PDs

Specialized high performance blocks Connected by a programmable linear optical circuit





A NEW WAY OF DESIGNING FUNCTIONALITY



umec

GHENT UNIVERSITY

NEW TYPES OF IP

Programming routines

Circuit synthesis

Control strategies

Pluggable design IP

- linear cores
- electronic controls



SUMMARY

(Silicon) Photonics is growing towards a circuit platform

- Technology supports larger circuits
- A circuit-oriented design flow is emerging (similar to electronics)
- Fabs are building PDKs

Challenges

- Schematic-driven Layout for photonics
- Variability: fabrication, performance, models
- Verification: DRC and LVS
- Design for manufacturability
- Photonic-electronic-software stacks
- New design methods for programmable photonics







THE SIEPIC TECHNOLOGY



FABRICATE A DEVICE

SIEPIC

APPLIED



Get your design fabricated

coordinated by Lukas Chrostowski of the University

of British Columbia (Short Course SC432 - Cancelled)

- e-beam lithography at Applied Nanotools (http://www.appliednt.com/nanosoi/)
- chips are measured at UBC or Maple Leaf Photonics
- you can analyse the measurement data (you will not receive the actual chip)
 CANCELLED
 COSTRONED OR CANCELLED

SIEPIC - EBEAM

Mature processes at

- University of Washington (2011-)
- Applied Nanotools (2014-).

Organized by Lukas Chrostowski (UBC)

- over 40 MPW runs
- used extensively in courses
- low marginal costs
- automated measurements at UBC



Si-EPIC Updated: 2014/07/05

COMPONENTS



Bragg grating





Directional Coupler



Splitters



Broad-band Directional Couplers



MEASUREMENTS

Using a fiber array

 wavelength transmission from input (2) to all outputs (1,3,4)



MEASUREMENT RESULTS

Transmission data

- wavelength
- transmitted power

No Optical phase (very hard to measure)







PRACTICAL SETUP

JUPYTER NOTEBOOKS

interactive notebook

- text, figures
- formulas
- python code

simulation and design

• built-in IPKISS



THE IPKISS DESIGN FRAMEWORK



Design framework for Photonic Integrated Circuits

- Parametric design
- Focus on reuse and automation

History

- Developed at Ghent University imec in 2000-2014
- Spin-off into Luceda Photonics in 2014
- Currently thousands of users worldwide



THE IPKISS DESIGN FLOW

Python script based

class RingResonator(i3.PCell): """A generic ring resonator class."""

wg template = i3.WaveguideTemplateProperty(default=TECH.PCELLS.WG.DEFAULT, doc="trace template used for the bus and the i

bus = i3.ChildCellProperty(doc="bus waveguide") ring = i3.ChildCellProperty(doc="ring waveguide")

def _default_ring(self):

return i3.Waveguide(name=self.name+" ring", trace template=self.wg template)

def default bus(self):

return i3.Waveguide(name=self.name+"_bus", trace_template=self.wg_template)

class Layout(i3.LayoutView):

ring radius = i3.PositiveNumberProperty(default=TECH.WG.BEND RADIUS, doc="0 coupler_spacing = i3.PositiveNumberProperty(default=TECH.WG.DC_SPACING, doc="spacing between bus and

def _default_ring(self):

ring layout = self.cell.ring.get default view(i3.LayoutView) ring layout.set(trace template=self.wg template, shape=i3.ShapeCircle(center=(0, 0), radius=self.ring return ring layout

def _default_bus(self):

r, s = self.ring_radius, self.coupler_spacing bus_layout = self.cell.bus.get_default_view(i3.LayoutView) bus_layout.set(trace_template=self.wg_template, shape=[(-r, -r-s), (+r, -r-s)]) return bus layout

def _generate_instances(self, insts):

insts += i3.SRef(name="ring", reference=self.ring) insts += i3.SRef(name="bus", reference=self.bus) return insts

def _generate_ports(self, ports): ports += self.instances["bus"].ports return ports



THE IPKISS DESIGN FLOW

Python script based

```
class RingResonator(i3.PCell):
   """A generic ring resonator class."""
   wg_template = i3.WaveguideTemplateProperty(default=TECH.PCELLS.WG.DEFAULT,
                                               doc="trace template used for the bus and the ring")
   bus = i3.ChildCellProperty(doc="bus waveguide")
   ring = i3.ChildCellProperty(doc="ring waveguide")
   def _default_ring(self):
        return i3.Waveguide(name=self.name+" ring", trace template=self.wg template)
   def _default_bus(self):
        return i3.Waveguide(name=self.name+" bus", trace template=self.wg template)
    class Layout(i3.LayoutView):
       ring_radius = i3.PositiveNumberProperty(default=TECH.WG.BEND_RADIUS, doc="radius of ring")
        coupler_spacing = i3.PositiveNumberProperty(default=TECH.WG.DC_SPACING,
                                                    doc="spacing between bus and ring waveguide")
        def _default_ring(self):
           ring_layout = self.cell.ring.get_default_view(i3.LayoutView)
           ring layout.set(trace template=self.wg template,
                            shape=i3.ShapeCircle(center=(0, 0), radius=self.ring_radius))
           return ring layout
        def _default_bus(self):
           r, s = self.ring radius, self.coupler spacing
           bus layout = self.cell.bus.get default view(i3.LayoutView)
           bus layout.set(trace template=self.wg template,
                           shape=[(-r, -r-s), (+r, -r-s)])
           return bus layout
        def _generate_instances(self, insts):
```

```
insts += i3.SRef(name="ring", reference=self.ring)
insts += i3.SRef(name="bus", reference=self.bus)
return insts
```

```
def _generate_ports(self, ports):
    ports += self.instances["bus"].ports
    return ports
```





- extremely flexible
- easy-to-read
- powerful engineering libraries
- industry standard

ARRAYED WAVEGUIDE GRATING DESIGN

Arrayed Waveguide Gratings

Echelle Gratings

- Fully parametric
- Design from specifications
- Integrated layout and simulation
- Validated on fabricated devices



unec

GHENT UNIVERSITY

JCEDA

IPKISS NOTEBOOKS

Explore your designs in a browser

- Very rapid experimentation
- Interactive code and plots

Widely supported community

Welcome



Python[™]

FIRST NOTEBOOKS



Unfamiliar with Python?

/01_01_jupyter_notebooks: *How to use a notebook*

/01_02_python_getting_started: *basic Python tutorial*

/01_03_ numpy_and_plotting: *Numpy and Matplotlib*

Check if everything works and if you find your way around the notebook interface.



PRACTICAL





- 1. Open web browser (Chrome, Firefox, Opera)
- 2. Connect to Jupyter server:

https://wscarapils.intec.ugent.be

3. Log in with your personal ID/password

NOTEBOOK: INTERACTIVE ENVIRONMENT





NAVIGATING



📁 jupyter	Click here to go		
Files Running Clusters	back to start		
Select items to perform actions on them.		Upload New 🗸 🎜	
circuit_design			
C circuit_simulation			
C component_design			
design_flows	Folders	Create blank	
🗖 🗅 dfm	with notebooks		
□ □ filter_design			
intro_ipkiss			
intro_python			
layout			
Iuceda_getting_started			

NAVIGATING



	💭 jupyter	
	Files Running Clusters	
	Select items to perform actions on them.	
Running	۵	
Notebook	images_source	Notebook:
		click to start
	images	
	00_Introduction.ipynb	
	01_Basics_and_Built-in_Functions.ipynb	
	<pre>02_String_Formatting.ipynb</pre>	
	03_Data Structures-Lists_Tuples_Sets.ipynb	
	<pre>04_String_and_Dicts.ipynb</pre>	
	<pre>05_Control_Flow.ipynb</pre>	
	<pre>06_Functions.ipynb</pre>	
	07_Classes.ipynb	

PRESS H FOR 'HELP'

Useful menu and toolbar

Keyboard shortcuts are extremely powerful

File	Edit View Insert Cell	Kernel Help
B +	≈ 2 • • •	CellToolbar
	Keyboard shortcuts	×
	The Jupyter Notebook has two different keyboard a cell and is indicated by a green cell border. Cor and is indicated by a grey cell border with a blue	input modes. Edit mode allows you to type code/text into nmand mode binds the keyboard to notebook level actions left margin.
	Command Mode (press Esc to enable)	
	F : find and replace	Shift-J: extend selected cells below
	Ctrl-shift-P: open the command palette	A: insert cell above
	Enter : enter edit mode	B: insert cell below
	Shift-Enter : run cell, select below	x: cut cell
	Ctrl-Enter : run selected cells	C: copy cell
	Alt-Enter : run cell, insert below	Shift-v: paste cell above
	Y: to code	v: paste cell below
	M: to markdown	Z: undo cell deletion
	R : to raw	D, D: delete selected cell
	1: to heading 1	Shift-M: merge selected cells, or current
	2 : to heading 2	cell with cell below if only one cell
	3 : to heading 3	selected
	4 : to heading 4	Ctrl-s: Save and Checkpoint
	5 : to heading 5	s: Save and Checkpoint
		Close

TAKE CARE OF MEMORY



Interactive plots consume resources.

Close them when ready.

C:\luceda\ipkiss_311\python\envs\ipkiss3\lib\site-packages\matplotlib\pyplot.py:516: RuntimeWarning: More than 20 figures have been opened. Figures created through the pyplot interface (`matplotlib.pyplot.figure`) are retained until explicitly closed an d may consume too much memory. (To control this warning, see the rcParam `figure.max_open_warning`). max_open_warning, RuntimeWarning)



GETTING STARTED...

JUPYTET 02. IPKISS Layout elements Last Checkpoint: 6 hours ago (autosaved

File Edit View	Insert Cell Kernel Help		
New Notebook Open	▶ ↑ ↓ ▶ ■ C Markdown ▼ E CellToolbar		
Make a Copy			
Rename			
Save and Checkpoint	S Layout elements		
Revert to Checkpoint ptebook we give an overview of predefined Layout elements in IPKISS. Th			
Print Preview	the user work a lot of common primitives are already provided.		
Download as	▶		
Trusted Notebook	tup		
Close and Halt			



- open browser (Chrome, Firefox)
- connect to notebook server: https://wscarapils.intec.ugent.be
- notebook login / password

Launch a notebook

Step 1: Copy the notebook


BUILDING YOUR FIRST PHOTONIC CIRCUITS

A SIMPLE PASSIVE CIRCUIT

- Four 2×2 couplers
- 3 Crossings
- Connection waveguides



BUILDING BLOCKS





Passive: waveguides, splitters, couplers, crossings Active: modulators, detectors, tuners

Where do they come from?

- Make them yourself
- Use existing blocks
 - From a shared library
 - From the fab : **Process Design Kit (PDK)**
- Building blocks are process-specific





Propagate light from the input to the output

- wavefronts propagate with velocity $v_{ph}(\lambda) = \frac{c}{n_{eff}(\lambda)}$ $(n_{eff}(\lambda) = \text{effective refractive index})$
- Dispersion: $n_{eff}(\lambda)$ is wavelength dependent
- Group velocity: time delay of a wave packet: $v_g(\lambda) = \frac{c}{n_g(\lambda)}$



Very common implementation of 2×2 coupler

• based on interference of even and odd mode in waveguide pair

• Power coupling:
$$K = \sin^2(\kappa_0 + L.\kappa')$$

coupling in the bends

coupling in straight section



 $K = \sin^2(\kappa_0 + L.\kappa')$ κ_0 and κ' are wavelength dependent



RECIPROCITY

Linear, passive components are

reciprocal

$$S_{21}(\omega)=S_{12}(\omega)$$





CONNECTING COMPONENTS INTO CIRCUITS





list of connections ("Nets") and which components the nets are attached to.

• Schematic:

graphical representation of a netlist, with placements



219

Wavelength [µm]



CIRCUIT EFFECTS: COMPONENTS CAN INTERACT



ec





Define schematics in python code

- List building blocks (or subcircuits)
 - gc, splitter, wg
- List internal connections
 - gc:out⇔splitter:in, splitter:out2⇔wg:in
- List external ports
 - in ↔gc:vertical_in, out1 ↔ splitter:out1, out2 ↔wg:out

ec

BUILDING CIRCUITS: AUTOPLACEANDCONNECT



Circuits with direct connections: no waveguide generation from addon_luceda.auto_place_and_connect import AutoPlaceAndConnect out2 in2 child cells = {"dc1": my dircoup, "dc2": my dircoup, 4 components "wg1": my wg, wg2 wg1 "wg2": my wg $\}$ links = [("dc1:out2", "wg1:in"), ("wg1:out", "dc2:in2"), **4** internal connections ("dc2:out2", "wg2:in"), ("wg2:out", "dc1:in2")] in1 dc1 out1 (in1 out2 external port names = {"dc1:in1" : "in1", "dc1:out1" : "out1", 4 input/output ports "dc2:in1" : "in2", "dc2:out1" : "out2"} my ring = AutoPlaceAndConnect(child cells=child cells, links=links, external port names=external port names) my ring lo = my ring.Layout() my ring lo.visualize(annotate=True) automatic placement out1 in2 auto-generate layout

BUILDING CIRCUITS: PLACEANDAUTOROUTE





USE HIERARCHY: YOU CAN USE A CIRCUIT AS A BUILDING BLOCKUNIVERSITY

Circuits can be nested

Break up circuits into reusable parts







- Getting started: Python, notebooks, IPKISS
- 2. Building a first circuit
- 3. The Design Kit
- 4. Wavelength Filters: Rings, MZIs, AWGs
- 5. Example designs
- 6. Submitting your design

THE SMALL PRINT ON COPYRIGHT



The material on the server is copyrighted

- The IPKISS toolset
- The addon libraries
- The notebooks

Please do not download the material to your own PC. It will probably not work as the server has a specific set of pre-configured utilities.

Interested in using IPKISS, contact <u>info@lucedaphotonics.com</u> Interested in using the course material, contact <u>wim.bogaerts@ugent.be</u>

You can continue to use the server until 30 September 2021.

OFC 2021 - SHORT COURSE SC454 **Further reading**

Abstract Silicon Photonics technology is rapidly maturing as a platform for larger-scale photonic circuits. As a result, the associated design methodologies are also evolving from componentoriented design to a more circuit-oriented design flow, that makes abstraction from the very detailed geometry and enables design on a larger scale. In this paper, we review the state of this emerging photonic circuit design flow and its synergies with electronic design automation (EDA). We cover the design flow from schematic capture, circuit simulation, layout and verification. We discuss the similarities and the differences between photonic and electronic design, and the challenges and opportunities that present themselves in the new photonic design landscape, such as variability analysis, photonic-electronic co-simulation and compact model definition.





Silicon Photonics Circuit Design: Methods, Tools and Challenges

Wim Bogaerts^{1,2,*} and Lukas Chrostowski³



unec

PHOTONICS RESEARCH GROUP

Wim Bogaerts

Professor in Silicon Photonics

wim.bogaerts@ugent.be

+32 9 264 3324



www.photonics.intec.ugent.be



