200mm Wafer Scale III-V/SOI Technology for All-Optical Network-on-Chip and Signal Processing

Liu Liu1,2,*, Thijis Spuesens1, Dries Van Thourhout1, Geert Morthier1, Laurent Grenouiller3, Nicolas Olivier3, Jean-Marc Fedeli4, Pedro Rojo-Romeo5, Philippe Régreny4, Fabien Mandorlo4, Regis Orobtchouk4
1. Photonics research group, INTEC department, Ghent University-IMEC, St-Pietersnieuwstraat 41, 9000 Ghent, Belgium.
2. Present address: DTU-Fotonik, Department of Photonics Engineering, Technical University of Denmark, Ørsteds Plads Building 343, 2800 Lyngby, Denmark.
3. CEA, LETI, Minatec 17 rue des Martyrs, 38000 Grenoble, France.
4. Institut des Nanotechnologies de Lyon INL-UMR5270, CNRS, Université de Lyon, Ecole Centrale de Lyon, Ecully F-69134, France.
5. * lliu@fotonik.dtu.dk

Abstract—Integrated components, including microdisk lasers, photodetectors, and wavelength selective circuits, for optical network-on-chip and all-optical signal processing are presented using a complementary metal-oxide-semiconductor compatible III-V/silicon-on-insulator integration technology at 200mm wafer scale.

Keywords—silicon-on-insulator; heterogeneous integration; microdisk laser; network-on-chip; flip-flop

I. INTRODUCTION

It has been envisioned that optical interconnect and more complex optical network-on-chip (ONoC) will replace the current electrical wires for transporting information between processor cores [1]. Silicon-on-insulator (SOI) photonic structure has been considered as a promising platform for such complex networks due to the compact devices and the compatible fabrication processes with complementary metal-oxide-semiconductor (CMOS) technology [2]. With the integration of other functioning materials, e.g., III-Vs, various components, including waveguides, filters, modulators, lasers, detectors, etc, have been demonstrated based on SOI [3]. In this paper, we will introduce our recent development of compact photonic devices for on-chip optical interconnect and high-speed optical signal processing, as well as the integration of them with a CMOS compatible III-V/SOI technology at 200mm wafer scale.

II. INTEGRATION TECHNOLOGY

A. III-V-on-SOI Bonding Technology

To achieve the heterogeneous integration of III-V material and SOI, we adopt the die-to-wafer bonding technology, where unpatterned III-V dice are integrated on top of a processed SOI wafer. Two bonding approaches were mainly investigated. The first is the silicon oxide direct bonding [4]. The patterned SOI wafer is first planarized by deposition of SiO2 and chemical-mechanical polishing (CMP). A thin layer of SiO2 is also deposited on the III-V dice. After chemical activation steps, the two surfaces are brought in contact. Covalent bonding can then be formed through a low temperature annealing at 300°C. This process under development allowed us to achieve a bonding yield in the order of 80% after complete InP substrate removal (cf. Fig. 1(b)). Another approach, the adhesive bonding, uses divinylsiloxane-benzocyclobutene (DVS-BCB) polymer as a bonding agent [5]. A thin DVS-BCB layer is first spin-coated on the SOI wafer, which will planarize the topology of the SOI structure. After attaching the III-V dice, the whole stack is hard cured in order to completely polymerize the DVS-BCB material. In both approaches, after the bonding process the carrier InP substrate is then removed with the combination of chemical grinding and wet etching, leaving only the functioning III-V epi layers. For device fabrication in a CMOS pilot line we adopted the direct bonding.

This work was supported by the European Commission through projects ICT-WADIMOS and ICT-HISTORIC under the 7th Framework Programme (FP7), Information and Communications Technologies (ICT).
III-V microdisk and photodetector on top of waveguides (SiO₂ scale. Figure 1(c) shows an optical microscope image of both deposition, metallization, etc, are optimized at 200mm wafer processing, including wet and dry etching, oxide isolation layer lithography without focalization issues. The subsequent III-V materials process steps to comply with a CMOS compatible contacts, the standard gold-based metallization and the usual lift-off technique to define the contact area were discarded. Instead, a Ti/TiN/Au metal stack is full-sheet deposited. After a lithography step, the metal stack is dry-etched with a chlorine-based chemistry down to the oxide isolation layer which also acts as an etching stop layer. No annealing is performed on the wafers. This environment is presented, using the so-called above-IC approach schematically represented in Fig. 1(a). Here the devices are fabricated at the back-end of line (BEOL) levels keeping a temperature budget limited to 350°C – 400°C. An original III-V epi layer design which contains both the laser and the photodetector heterostructures in the same epitaxy was implemented to fabricate the photonic chips (cf. Fig. 1(a)). Compared to already demonstrated point-to-point links where some dice are dedicated to laser structures and some others to photodetectors structures [6], this allows for a much simpler integration scheme as well as much lower footprints optical links. This epitaxial layer was bonded on top of the SOI wafer as shown in Fig. 1(b). The total epitaxy thickness is only 1μm which enables the use of 248nm deep ultraviolet (DUV) lithography without focalization issues. The subsequent III-V processing, including wet and dry etching, oxide isolation layer deposition, metallization, etc, are optimized at 200nm wafer scale. Figure 1(c) shows an optical microscope image of both III-V microdisk and photodetector on top of waveguides (SiO₂ bonding layer thickness: 130nm) after the III-V etching. For the CMOS compatible contacts, the standard gold-based metallization and the usual lift-off technique to define the contact area were discarded. Instead, a Ti/TiN/Au metal stack is full-sheet deposited. After a lithography step, the metal stack is dry-etched with a chlorine-based chemistry down to the oxide isolation layer which also acts as an etching stop layer. No annealing is performed on the wafers. This metallization scheme allows obtaining ohmic contacts on both n-InP and p-InGaAs, with a specific contact resistance of 1×10⁻⁴Ω cm² for 5×10¹⁸ cm⁻³ n-InP and 6×10⁻⁸Ω cm² for 3×10¹⁹ cm⁻³ p-InGaAs [7]. Figure 1(d) shows a scanning electron microscope (SEM) image of a fully processed microdisk laser.

![Figure 1](image1.png)

**Figure 1.** (a) SEM image of the fabricated heater with underlying ring resonator. Microdisk lasers with diameters of 20μm and 40μm were fabricated and characterized. The output power was collected at one end of the SOI waveguide by using a fiber grating coupler. Continuous-wave lasing at room temperature was observed. The light-current-voltage (LIV) curve of a 40μm diameter microdisk laser is shown in Fig. 2(a). The VI curve is similar to devices fabricated earlier where gold contacts were used [3]. It can be seen that these devices have a threshold current of 6mA, corresponding to a threshold current density of 0.48kA/cm². A maximum output power of 150μW in the SOI waveguide was measured. The optical spectrum of such a microdisk laser at 23.4mA bias is displayed in the inset of Fig. 2(a). The free spectral range (FSR) of the azimuthal fundamental modes is ~5.7nm and the side mode suppression ratio is higher than 27dB at this current. We found that the 20μm diameter disks have threshold currents of ~3mA and output powers up to 68μW.

Evanescently coupled waveguide detectors with various lengths were fabricated, and the SOI waveguides under the detectors were tapered to different widths to examine the coupling efficiency. Responsivity varies from 0.7A/W for detectors with 20μm long absorption sections to 0.9A/W for 100μm long absorption sections on top of 500nm wide waveguides. The wavelength response is shown in Fig. 2(b) for a detector with an 80μm long absorption section. The Gaussian shaped spectrum is caused by the fiber grating couplers. Series resistances between 500 and 1000 Ω were measured. The capacitance is calculated to be in the order of 20 to 180 fF. Therefore, we expect a 3dB bandwidth up to 14GHz.

Wavelength division multiplexing is necessary for improving the capacity of one connection. In ONoCs wavelengths can also be used as a routing mechanism between difference processor cores. A ring based (de)multiplexer is an ideal structure in this case concerning the footprint. Figure 3

![Figure 2](image2.png)

**Figure 2.** (a) LIV curve of a 40μm diameter microdisk laser. Inset shows the laser spectrum at 23.4mA bias. (b) Wavelength response of an evanescently coupled waveguide detector with an 80μm long absorption section.

![Figure 3](image3.png)

**Figure 3.** Experimentally measured channel wavelengths for two 8-channel demultiplexers with 29nm and 22nm FSR, respectively. The inset shows a microscope image of the fabricated heater with underlying ring resonator.
A tuning rate of 0.3nm/mW was obtained experimentally. The wavelength positions can be realized through an integrated waveguide. Uniform distribution of the channel wavelengths ring filters with slightly different diameters on one bus SOI shows the measured channel wavelengths from two such microdisks. Figure 4(a) shows the LI curve of a designed microdisk laser of 7.5μm diameter under continuous-wave operation. Threshold current is as low as 0.33mA. Bi-stable, uni-directional operation starts at 1.7mA.

IV. ALL OPTICAL FLIP-FLOP

It is known that two counter-propagation modes, namely clockwise (CW) mode and counter-clockwise (CCW) mode, can exist in a disk cavity laser [8]. These two modes will compete for the material gain, and in such a disk cavity the cross gain suppression coefficient is twice as large as the self gain suppression coefficient [8]. This leads to a bi-stable uni-directional operation of the laser, where one mode will dominate and the other is suppressed, as shown in the inset of Fig 4(a) [9]. Since this phenomenon is based on gain suppression, a high photon density inside the cavity is needed. In the present microdisk laser, this is ensured by using an ultra-small disk structure made possible through a deeply etched sidewall. In addition, a special heat sink was prepared, which hinders a stable unidirectional operation. This coupling is kept low through optimizing the III-V etching process and a potential for ONoCs and all-optical signal processing.

Figure 4. (a) LI curves for CW and CCW mode, inset shows a sketch of the bistable microdisk laser with the triggering pulses. (b) Time trace of the triggering pulses. (c) Time trace of the CCW mode under flip-flop operation shows the measured channel wavelengths from two such demultiplexers. Each of them was built by cascading 8 SOI ring filters with slightly different diameters on one bus SOI waveguide. Uniform distribution of the channel wavelengths between one FSR is presented. Further fine-tuning of the wavelength positions can be realized through an integrated Ti/TiN heater on top of each ring as shown in the inset of Fig. 3. A tuning rate of 0.3nm/mW was obtained experimentally.

V. CONCLUSION

We have demonstrated a CMOS compatible III-V/SOI technology at 200nm wafer scale. Compact devices, including microdisk lasers, photodetectors, ring filters, and flip-flop memory cells were demonstrated with promising performances and a potential for ONoCs and all-optical signal processing.

ACKNOWLEDGMENT

We acknowledge the valuable assistance from R. Kumar, K. Huybrechts, G. Roelkens, E. Geluk, T. de Vries, J. Harduin, P. Grosse, and K. Gilbert.