# Letters

# Noncontact Integration of Photonic IC and Electronic IC via Inductively Coupled Interconnects

Tongchuan Ma<sup>(D)</sup>, Liyiming Yang, Yanlu Li, and Yuan Du<sup>(D)</sup>

Abstract— This letter presents an innovative noncontact packaging technique for photonic integrated circuits (PICs) and electronic integrated circuits (EICs) through inductively coupled interconnects. The primary aim of this approach is to enhance thermal isolation between the heat-generating electrical logic die and the thermally sensitive optical interferometer die. The feasibility of this contactless transceiver, which fulfills information transmission from the laser Doppler vibrometry (LDV) to the EIC, is substantiated via electromagnetic simulations. Furthermore, thermal simulations conducted by COMSOL prove that this packaging configuration could potentially reduce the temperature of PICs by up to 4.6 °C when compared to the conventional 3-D stack packaging, underlining its potential for improved thermal performance.

## Index Terms-3-D integration, inductive-coupling link.

# I. INTRODUCTION

Developing a proper co-packaging technique for photonic integrated circuits (PICs) and electronic integrated circuits (EICs) has gained significant attention in recent years [1], [2], [3]. It is able to combine the strengths of both EIC and PIC: PICs demonstrate superior performance in data transmission and sensing [4], while EICs have the capability of massive signal processing [5], [6].

To enable independent process selection for each device, hybrid integration has been proposed rather than monolithic integration techniques [7]. The most straightforward way of hybrid integration is through wire bonding [8], shown in Fig. 1(b). The electronic and photonic chips are juxtaposed on a common substrate (e.g., PCB). The limited chip area and the 1-D placement of the metal pads in the sharing edge constrain the total pin count of the interconnection; moreover, channel impedance discontinuity and wire skin effect confine the bandwidth of each I/O. The 3-D integration approach offers a way to integrate complex systems in a small footprint with short low-parasitic interconnects. As shown in Fig. 1(c), the interconnection and adhesion of the face-to-face placed electronic and photonic chips is realized by the microsolder bump and underbump-metallization (UBM) layer [9]. The form of this integration requires a process comprising lithography, metal deposition, and thermocompression, which is quite costly. Moreover, the interconnect is especially sensitive to misalignment either horizontally or vertically [10]. For the integration of PIC with EIC, this stacked

Received 14 December 2023; revised 23 August 2024 and 21 November 2024; accepted 2 December 2024. Date of publication 4 December 2024; date of current version 21 January 2025. This work was supported in part by the National Key Research and Development Program of China under Grant 2021YFA0717700, in part by the Natural Science Foundation of China under Grant 62211530492, and in part by Fonds Wetenschappelijk Onderzoek (FWO) Project under Grant VS04623N. Recommended for publication by Associate Editor K. Bock upon evaluation of reviewers' comments. (*Tongchuan Ma and Liyiming Yang are co-first authors.*) (*Corresponding authors: Yanlu Li; Yuan Du.*)

Tongchuan Ma and Liyiming Yang are with the School of Electronic Science and Engineering, Nanjing University, Nanjing 210023, China.

Yanlu Li is with the Department of Information Technology, Ghent University, 9052 Ghent, Belgium (e-mail: Yanlu.Li@UGent.be).

Yuan Du is with the School of Electronic Science and Engineering, Nanjing University, Nanjing 210023, China, and also with the Interdisciplinary Research Center for Future Intelligent Chips (Chip-X), Nanjing University, Suzhou 215163, China (e-mail: yuandu@nju.edu.cn).

Digital Object Identifier 10.1109/TCPMT.2024.3511042



Fig. 1. (a) Monolithic integration. (b) Hybrid integration through wire bonding. (c) Three-dimensional face-to-face hybrid integration. (d) Contactless vertical interconnection hybrid integration.

scheme comes up with a new problem: the energy-consuming logic computing component produces massive heat [11]. This will lead to significant troubles in many PIC devices that are based on optical interferometers [12], which can be very sensitive to temperature variations due to the high-temperature coefficient of the refractive index of the photonic waveguides  $(1.8 \times 10^{-4}/\text{K for silicon})$ .

Contactless vertical interconnection could be a superior option for the integration of PICs and EICs. By utilizing the electromagnetic coupling between inductors, it is capable of addressing some of the limitations inherent in 3-D integration [13], [14]. First of all, it is less costly since there is no additional process needed other than the original photoelectron and CMOS process. Second, it has a better tolerance for bonding misalignment [15]. Furthermore, contactless link possesses better thermal isolation [16], [17], and the air gap between the chips provides a high thermal resistance between the thermal conductively silicon substrates.

This letter will focus on the noncontacting inductively integration of one specific system: a multibeam laser Doppler vibrometry (LDV) system. This system measures the vibrations of a target through the Doppler effect of the reflected sensing beams [18]. A PIC-based multibeam LDV comprises a laser source with an optical isolator, a PIC with multiple interferometers (the core part of the laser Doppler vibrometers, which is heat-sensitive), and an EIC, including multiple transimpedance amplifiers (TIAs) and a digital signal processor (DSP). Incorporating an appropriate co-packaging approach could potentially miniaturize this system and dramatically improve the signal quality and power consumption.

## II. PROPOSED METHOD

The packing structure of our proposed noncontacting packaging LDV system is shown in Fig. 1(d). The PIC performs as a multibeam LDV. When the laser is scattered by the moving surface of the target, a Doppler frequency shift occurs, after which it is mixed interferometrically producing a megahertz range photocurrent. This photocurrent is injected into the transmit inductors without any amplification circuit because the process we apply for the PIC could not provide any FET devices. The modulator and photodiode are positioned on the left side of the PIC, to be as far from the heat source as possible.

The laser source is put on the left side of the photonic chip and kept at a distance of 5 mm to minimize the thermal impact on the PIC. The electronic chip is placed face-to-face in the upper right side of the photonic chip with a distance of tens of micrometers. The transmitting

232

2156-3985 © 2024 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See https://www.ieee.org/publications/rights/index.html for more information.

Authorized licensed use limited to: University of Gent. Downloaded on March 12,2025 at 16:39:35 UTC from IEEE Xplore. Restrictions apply.



Fig. 2. (a) Block diagram of the PIC and EIC interface. (b) Equivalent model.

and receiving inductors will be printed in the overlap region. Other PIC and EIC I/O pins and power supplies are distributed on the other three sides of the chips and wire bonded to the PCB. To our intuition, with a larger distance and smaller overlap between the EIC and PIC, the thermal isolation would be better while the link efficiency would be worse. So, to properly leverage between thermal isolation and electrical link efficiency, HFSS and COMSOL are used to analyze the impact of gap and overlap on the received signal strength and the temperature increase of the PIC, and a latch amplifier is established with a 28-nm CMOS process model to amplify the weak signal for the subsequent digital signal processing.

# A. Electromagnetic Simulation

Fig. 2(a) shows the block diagram of the PIC and EIC interface. The inductive coupled link could be regarded as a balun, turning the single-ended signal from PD, into a differential signal with a dc bias  $V_b$  fed through the center tap of the secondary inductor, to define an operating point of the nMOS in the latch amplifier. The equivalent model is shown in Fig. 2(b), where the PD is modelized into an ac current source  $I_{PD}$  with a shunt resistance  $R_{sh}$  and the amplifier is modelized into a load impedance  $Z_L$ . The high output resistance of the PD  $R_{sh}$  is transferred into a low output resistance approximating to the impedance of the secondary inductor  $Z_2$ . This indicates that TIA is not appropriate for the amplifying of the output signal. A voltage-gain stage is needed for the application.

The inductors are modelized and simulated in HFSS, shown in Fig. 3(a). The metal thickness of the inductors is set to be 500 nm. To evaluate the influence of the inductors' diameter on the link strength and leverage between pitch size and channel gain, threecoil inductors with the diameters of 70, 120, and 190  $\mu$ m are chosen for the simulation. The respective inductance is shown in Fig. 3(b). The channel gain of each pair of inductors is simulated with various distances, and the respective s-parameters are then imported into Cadence and tested in a circuit as in Fig. 2(b).  $I_{PD}$  is set as 1  $\mu$ A and  $R_{\rm sh}$  as 60 K $\Omega$ . The output voltage of the secondary inductor  $U_2$  is shown in Fig. 3(c) and (d). Fig. 3(c) plotted the output as a function of the beat current frequency, demonstrating a linear relationship. Fig. 3(d) shows the output voltage when different air gaps are applied with a pair of 190- $\mu$ m-diameter inductors. They are in a negative exponent relation. The dashed lines are fitted curves with  $U_2 \propto e^{d/d0}$ , and they have a good agreement with the simulated points.

This inductively coupled interconnect shows a high resistance to the horizontal chip misalignment. All three pairs of inductors are tested for misalignment loss, as shown in Fig. 4. The larger inductor size corresponds to a smaller sensitivity to mismatch, but even for the 70- $\mu$ m-diameter inductor, the misalignment loss is smaller than 3 dB when the offset is as large as 20  $\mu$ m.

### B. Thermal Simulation

To reveal the heat-handling advantage of our proposed package, thermal simulations are performed by COMSOL. To simplify the



Fig. 3. (a) Inductors model in HFSS. (b) Inductance of inductors with different diameters. (c) Output voltage as a function of the carrier frequency. (d) Output voltage as a function of the chip distance.



Fig. 4. Relationship between loss and offset.

calculation, a 2-D scheme is applied. All three active components are placed as in Fig. 1, the heavily heat-producing laser and EIC are attached to one aluminum heat sink, and PIC is attached to another. The whole package transfers heat to the surrounding air through radiation and convection, which complies with laminar flow module. The ambient temperature is set to be 293.15 K. In our thermal simulation, all of the EICs and lasers are set with a heat generation power of 0.01 W. The distance between the lasers and the PICs is kept at a constant of 5 mm for all three package schemes. The heat sinks in all the three simulated packages are kept the same size for a fair comparison. The simulated temperature distribution is shown in Fig. 5. The surface temperatures of the PICs as a function of the position are plotted in Fig. 5(d). It is obvious that this vertical contactless integration through inductively coupled connection has the best performance in heat management. The surface temperature has a 4.6 °C decrease than that of the 3-D stacked packaging.

The temperature changes of the PIC with different air gaps are also simulated, as shown in Fig. 6. We can conclude that the heat isolation does not differ much when the gap is larger than 10  $\mu$ m. Besides, thermal isolation can be further improved if the inner space is set to vacuum, as shown in Fig. 6. On the other hand, the voltage amplitude decreases exponentially with distance. Therefore, we assign the distance between the two chips as 10  $\mu$ m.

# C. Amplification Circuit

The structure of the used latch amplifier and its output voltage waveforms are shown in Fig. 7(a) and (b). As shown in this figure, the amplifier consists of two stages, the amplifier stage and the latch



Fig. 5. Simulated temperature distribution of (a) integration through wire bonding, (b) three-dimensional face-to-face integration, (c) contactless vertical integration, and (d) surface temperature of the PICs.



Fig. 6. Surface temperature as a function of the air gap.



Fig. 7. (a) Schematic of the latch amplifier. (b) Output voltage waveforms.

stage. In this circuit, the input differential signal is amplified to motivate the latch stage and the latch amplifies it to settle at  $V_{dd}$  and *Gnd*. The latched output voltage is reset at each clock period. Shown in Fig. 7(b), the amplifier is simulated with an HFSS-extracted channel, which consist of 190- $\mu$ m inductors and a 10- $\mu$ m air gap.

The amplitude of the output signal is ignored while the frequency is retained, which correspond to the vibrating frequency of the object.

# III. CONCLUSION

This noncontacting packaging of PIC with EIC through inductively coupled interconnects we propose has shown its capability of improving the thermal isolation and tolerance of misalignment between EIC and PIC. With the help of a pair of vertically aligned inductors and the after-stage latch amplifier, the detected vibrating frequency of the object is delivered from the PIC to the EIC. Both the electrical signal transmission and heat conduction dependence on the distance between the PIC and the EIC are simulated. A 10- $\mu$ m gap is selected

to leverage between signal strength and thermal isolation. At this distance, the proposed noncontacting package provides a 4.6  $^{\circ}$ C reduction of temperature at the surface of the PIC compared to that of 3-D integration.

#### REFERENCES

- F. Testa et al., "Integrated reconfigurable silicon photonics switch matrix in IRIS project: Technological achievements and experimental results," *J. Lightw. Technol.*, vol. 37, no. 2, pp. 345–355, Jan. 15, 2019.
- [2] S. Fathololoumi et al., "Silicon photonic integrated circuit for copackaging with switch ASIC," *Proc. SPIE*, vol. 1691, pp. 25–30, Mar. 2021, doi: 10.1117/12.2577314.
- [3] S. Chugh, R. Ashok, P. Jain, S. Naaz, A. Sidhique, and S. Gupta, "An analog EIC-PIC receiver with carrier phase recovery for self-homodyne coherent DCIs," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 70, no. 2, pp. 446–450, Feb. 2023, doi: 10.1109/TCSII.2022.3167673.
- [4] T. Beckerwerth, R. Behrends, F. Ganzer, P. Runge, and M. Schell, "Linearity characteristics of avalanche photodiodes for InP based PICs," *IEEE J. Sel. Topics Quantum Electron.*, vol. 28, no. 2, pp. 1–8, Mar. 2022, doi: 10.1109/JSTQE.2021.3127853.
- [5] M. Thiruveni and D. Shanthi, "Efficient VLSI architecture for 16-point discrete cosine transform," *Proc. Nat. Acad. Sci., India Sect. A, Phys. Sci.*, vol. 90, no. 1, pp. 27–37, Mar. 2020, doi: 10.1007/s40010-018-0541-3.
- [6] M. Marimuthu et al., "Implementation of VLSI on signal processing-based digital architecture using AES algorithm," *Comput., Mater. Continua*, vol. 74, no. 3, pp. 4729–4745, 2023, doi: 10.32604/cmc.2023.033020.
- [7] X. Han, Z. Zhao, S. Dai, Y. Wang, J. Liu, and J. An, "Hybridintegrated photodetector array receiving module with power preequalization," *Opt. Commun.*, vol. 501, Dec. 2021, Art. no. 127375, doi: 10.1016/j.optcom.2021.127375.
- [8] Y. Xu et al., "Hybrid external-cavity lasers (ECL) using photonic wire bonds as coupling elements," *Sci. Rep.*, vol. 11, no. 1, p. 16426, Aug. 2021, doi: 10.1038/s41598-021-95981-w.
- [9] S. Kousar, K. Hansen, and T. F. Keller, "Laser-assisted micro-solder bumping for copper and nickel–gold pad finish," *Materials*, vol. 15, no. 20, p. 7349, Oct. 2022, doi: 10.3390/ma15207349.
- [10] S. Hasegawa, J. Kadomoto, A. Kosuge, and T. Kuroda, "A 1 Tb/s/mm<sup>2</sup> inductive-coupling side-by-side chip link," in *Proc. 42nd Eur. Solid-State Circuits Conf.*, Sep. 2016, pp. 469–472.
- [11] Y. Murakami and B. B. Mikic, "Parametric optimization of multichanneled heat sinks for VLSI chip cooling," *IEEE Trans. Compon. Packag. Technol.*, vol. 24, no. 1, pp. 2–9, Mar. 2001, doi: 10.1109/6144.910795.
- [12] I. Roumpos et al., "Temperature and wavelength drift tolerant WDM transmission and routing in on-chip silicon photonic interconnects," *Opt. Exp.*, vol. 30, no. 15, pp. 26628–26638, Jul. 2022, doi: 10.1364/oe.455107.
- [13] I. A. Papistas, V. F. Pavlidis, and D. Velenis, "Fabrication cost analysis for contactless 3-D ICs," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 66, no. 5, pp. 758–762, May 2019, doi: 10.1109/TCSII.2019.2909562.
- [14] L.-S. Chang et al., "Magnetic wireless interlayer transmission through perpendicular MTJ for 3-D IC applications," *IEEE Trans. Electron Devices*, vol. 61, no. 7, pp. 2480–2485, Jul. 2014, doi: 10.1109/TED.2014.2324591.
- [15] F. Alimenti et al., "A new contactless assembly method for paper substrate antennas and UHF RFID chips," *IEEE Trans. Microw. Theory Techn.*, vol. 59, no. 3, pp. 627–637, Mar. 2011, doi: 10.1109/TMTT.2010.2103210.
- [16] C.-Y. Shih, Y. Chen, and Y.-C. Tai, "Parylene-strengthened thermal isolation technology for microfluidic system-on-chip applications," *Sens. Actuators A, Phys.*, vol. 126, no. 1, pp. 270–276, Jan. 2006, doi: 10.1016/j.sna.2005.09.024.
- [17] Y. Zhang, Y. Zhang, and M. S. Bakir, "Thermal design and constraints for heterogeneous integrated chip stacks and isolation technology using air gap and thermal bridge," *IEEE Trans. Compon., Packag., Manuf. Technol.*, vol. 4, no. 12, pp. 1914–1924, Dec. 2014, doi: 10.1109/TCPMT.2014.2364742.
- [18] A. J. Antończak, P. Kozioł, J. Z. Sotor, P. R. Kaczmarek, and K. M. Abramski, "Laser Doppler vibrometry with a single-frequency microchip green laser," *Meas. Sci. Technol.*, vol. 22, no. 11, Nov. 2011, Art. no. 115306, doi: 10.1088/0957-0233/22/11/115306.