

Heterogeneously Integrated SOI Compound Semiconductor Photonics

Dries Van Thourhout and Gunther Roelkens

⁽¹⁾ Photonics Research Group, INTEC, Ghent University - IMEC, dries.vanthourhout@ugent.be

Abstract We present a review of recent progress in III-V on silicon heterogeneous integration technology. Both fabrication technology and devices are discussed.

Introduction

Silicon has been shown to be an excellent material for realising compact photonic integrated circuits (PIC) operating in the telecom wavelength range (1100nm-1600nm). Crystalline silicon has very low intrinsic propagation losses and both large core fiber matched waveguides and extremely compact so-called photonic wire circuits have been demonstrated. Through carrier injection or depletion the real and/or imaginary part of the refractive index can be changed, allowing for switching and modulation of light. Since silicon is intrinsically transparent at these wavelengths, integration with other materials is required however for realizing efficient optical sources and detectors. The latter are now typically based on Ge, integrated with the silicon waveguides using heteroepitaxial growth techniques. Although being investigated intensively, these have had only limited success thus far for integrating compound semiconductors on silicon however, which is required for realizing compact light emitters and amplifiers. Therefore, several groups developed an alternative integration scheme, based on waferbonding technologies, which avoids the growth step but still allows for a process compatible with waferscale processing techniques. The latter is not only important from a cost perspective, but it also allows for accurate alignment of the active devices with respect to the underlying circuits. This paper reviews work of different groups in this field. In the following section the integration approach is described in more detail. Next, an overview of several fabricated devices is given.

Integration approaches

A classic approach in integrating III-V semiconductor devices with silicon (and silica) PICs is based on flip-chip bonding. In that case prefabricated

optoelectronic devices (e.g. a DFB laser array) are bonded upside down on a suitable substrate (e.g. a recess in the PIC) [7]. In some cases the substrate is largely removed before bonding ([8, 9]). No or little comprises are required in the design of the optoelectronic devices and they can be pretested. Therefore, for small to medium volumes this is certainly an attractive route, although reaching the required placement accuracy (typically +/- 1µm) is far from trivial and the interface can exhibit considerable loss. For large scale integration however, there is a need for an integration approach compatible with waferscale technologies as described above.




Fig. 1: Typical integration scheme

The basic scheme as developed by several groups now is shown in Fig. 1. The starting point is a wafer containing the silicon waveguide circuits. Next, the compound semiconductor material is bonded on these circuits using some variation of classic wafer bonding technologies, with the epitaxial layers facing the silicon waveguide circuits (Fig. 1c). Then the substrate of the compound semiconductor material is removed using a combination of grinding and chemical etching, leaving a wafer which is again




Fig. 2: (a) BCB-bonded InP dies on SOI (from [1]) (b) BCB-bonded InP dies on IBM CMOS (from [2]) (c) InP dies on SOI through molecular bonding (see [3, 4]) (d) Direct bonded InP-wafers on SOI (from [5, 6])

compatible with classic waferscale processing technologies such as pattern definition (Fig. 1e), etching and metallisation (Fig. 1f). Several variations of the bonding process (Fig. 1c) have been developed. Roelkens e.a. [10] developed an adhesive die-to-wafer bonding process using BCB as a planarization layer (Fig. 1b) and as the bonding agent. Fig. 2a shows a SOI-substrate containing passive waveguide circuits with 2 300nm thick InP-based epitaxial layer structures bonded on top. The adhesive BCB layer was approximately 100nm thick in this case [1]. A similar approach was demonstrated in [2] albeit for a totally different application: the integration of InP HBTs with CMOS. In this case (Fig. 2b) the substrate consisted of a fully processed IBM 130nm RF-CMOS wafer, cut to 3 inch wafers. The BCB-layer has the advantage of being self-planarising, is very tolerant to roughness and small particles, is chemically resistant and is compatible with postprocessing temperatures of at least up to 350C. In [3] a so-called molecular bonding process is developed. In this case the substrate wafer is planarized using silica deposition and CMP (chemical mechanical polishing) and also the InP is covered with a 5-20nm thick SiO₂ layer. Following careful cleaning of both surfaces they are brought into contact and bonding is initiated through van der Waals forces. Fig. 2c shows a 200mm SOI wafer containing silicon waveguide circuits with several III-V dies bonded on top. [5, 6]. The SiO₂ interlayer can vary from a few tens of nanometer up to several micrometer. The use of the SiO₂ interlayer makes the process generic and compatible with many substrate types. The molecular bonding process is very sensitive to microroughness and particles on the surface and typically some variation of a micro-cleanroom is needed to perform the bonding step. This is also the case for the direct bonding process illustrated in Fig. 2d. In this case there is no interlayer. To enhance the bonding strength, a plasma activation step was employed [5, 6]. Contrary to the work described in Fig. 2a-c, this work focuses on wafer-to-wafer bonding. Bonding of up to 150mm InP-wafers was demonstrated. These are currently the largest InP substrates commercially available. Full wafer bonding is less sensitive to edge effects and is a better known process compared to die-to-wafer bonding. However, while the most common InP substrates are 2-4inch, all advanced silicon processing is typically carried out on 200mm or 300mm wafers. Therefore, a lot of useful area may get lost when performing only full wafer bonding. Nevertheless it is clear that the most appropriate strategy will depend strongly on the business model chosen. If post-bonding processing is carried out in a CMOS line as in [4] then the substrate must be a 200mm. However, if postprocessing is carried out in a traditional InP-fab, than the original substrate can be

cut in smaller wafers ([2]) and full wafer bonding may be more advantageous. In the first case (processing in CMOS fab), adaption of traditional processes such as InP-etching and metallization processes to the CMOS line are obviously required. These efforts are currently under way (e.g. see [11]).

In [12] a variation of the process shown in Fig. 1 is used: in this case the bonding takes place on an unpatterned SOI substrate and silicon waveguides are formed together with the fabrication of the III-V devices. A direct bonding process was employed.

Heterogeneously Integrated Devices

The first electrically injected III-V on silicon lasers were demonstrated in 2006. In [13], Fabry-Pérot lasers were demonstrated using an approach whereby most of the light is concentrated in the III-V area of the laser section and coupled to the silicon waveguide through a polymer taper once exciting the laser facet. In [14] a hybrid integration platform was demonstrated whereby most of the light is concentrated in the silicon waveguide and the mode is evanescently coupled to the waveguide region on top. This platform was rapidly extended to more complex laser designs. DFB-lasers as well as DBR-lasers were demonstrated, with output powers of respectively over 4mW and over 9mW. In combination with quantum well intermixing (prebonding) for defining regions with different band gap also integrated sampled grating DBR-EAMs were shown. See [6] for a recent review.




Fig. 3: Microdisk source schematic

For short reach interconnect applications and all-optical signal processing however low power laser sources are required. Therefore we developed electrically injected microdisk sources, employing a whispering gallery mode in a III-V semiconductor disk structure. Initial devices had a threshold current of 0.5mA and were limited in output power [4]. In recent devices, having an improved heat sink, the threshold current was reduced to 0.260mA and the output power (CW operation) increased to 0.120mW [15]. These devices can also be used as electro-optic modulators [16], all-optical wavelength convertors [17] or as part of a compact multi-wavelength laser [18].

Conclusions

Heterogeneous integration of compound semiconductors has proven to be a very powerful platform for realising efficient sources integrated with silicon waveguides. Further improvement will require new device structure, e.g. using photonic crystal structures for improved light confinement [19] or new material types. Promising candidates are self-assembled materials such as colloidal quantum dots [20] or compound semiconductor nanowires [21].

Acknowledgements

We acknowledge support of the EU ICT projects HELIOS and WADIMOS

References

- [1] J. Brouckaert, G. Roelkens, D. Van Thourhout, and R. Baets, "Compact InAlAs-InGaAs Metal-SemiconductorMetal photodetectors integrated on silicon-on-insulator waveguides," *Ieee Photonics Technology Letters*, vol. 19, pp. 1484-1486, Sep-Oct 2007.
- [2] Y. Royter, P.R. Patterson, J.C. Li, K.R. Elliott, T. Hussain, M.F. Boag-O'Brien, J.R. Duvall, M.C. Montes, D.A. Hitko, and D. H. C. a. P. D. B. M. Sokolich, "Technology for Dense Heterogeneous Integration of InP HBTs and CMOS," in *CS Mantech*, Tampa, Florida, 2009.
- [3] M. Kostrzewa, L. Di Cioccio, M. Zussy, J. C. Roussin, J. M. Fedeli, N. Kernevez, P. Regreny, C. Lagahe-Blanchard, and B. Aspar, "InP dies transferred onto silicon substrate for optical interconnects application," *Sensors and Actuators a-Physical*, vol. 125, pp. 411-414, Jan 2006.
- [4] J. Van Campenhout, P. Rojo-Romeo, P. Regreny, C. Seassal, D. Van Thourhout, S. Verstyft, L. Di Cioccio, J. M. Fedeli, C. Lagahe, and R. Baets, "Electrically pumped InP-based microdisk lasers integrated with a nanophotonic silicon-on-insulator waveguide circuit," *Optics Express*, vol. 15, pp. 6744-6749, May 2007.
- [5] D. Liang, J. E. Bowers, D. C. Oakley, A. Napoleone, D. C. Chapman, C. L. Chen, P. W. Juodawlkis, and O. Raday, "High-Quality 150 nm InP-to-Silicon Epitaxial Transfer for Silicon Photonic Integrated Circuits," *Electrochemical and Solid State Letters*, vol. 12, pp. H101-H104, 2009.
- [6] D. Liang, A. W. Fang, H. W. Chen, M. N. Sysak, B. R. Koch, E. Lively, O. Raday, Y. H. Kuo, R. Jones, and J. E. Bowers, "Hybrid silicon evanescent approach to optical interconnects," *Applied Physics a-Materials Science & Processing*, vol. 95, pp. 1045-1057, Jun 2009.
- [7] J. Bruns, T. Mitze, L. Zimmermann, K. Voigt, M. Schnarrenberger, and K. Petermann, "An optical board approach based on SOI (silicon-on-insulator)," in *9th International Conference on Transparent Optical Networks (ICTON 2007)*, Rome, ITALY, 2007, pp. 179-182.
- [8] C. G. Fonstad, J. J. Rumpler, E. R. Barkley, J. M. Perkins, and S. Famenini, "Recess integration of micro-cleaved laser diode platelets with dielectric waveguides on silicon - art. no. 690900," in *Conference on Novel in-Plane Semiconductor Lasers VII*, San Jose, CA, 2008, pp. O9090-O9090.
- [9] N. Jokerst, M. Royal, S. Palit, L. Luan, S. Dhar, and T. Tyler, "Chip scale integrated microresonator sensing systems," *Journal of Biophotonics*, vol. 2, pp. 212-226, Apr 2009.
- [10] G. Roelkens, J. Brouckaert, D. Van Thourhout, R. Baets, R. Notzel, and M. Smit, "Adhesive bonding of InP/InGaAsP dies to processed silicon-on-insulator wafers using DVS-bis-benzocyclobutene," *Journal of the Electrochemical Society*, vol. 153, pp. G1015-G1019, 2006.
- [11] L. Grenouillet, A. L. Bavecove, T. Dupont, J. Harduin, P. Philippe, P. Regreny, F. Lelarge, K. Gilbert, P. Grosse, and J. M. Fedeli, "CMOS compatible contacts and etching for InP-on-silicon active devices," in *Group IV Photonics 2009* San Francisco, USA, 2009, p. accepted for publication.
- [12] T. Okumura, T. Maruyama, M. Kanemaru, S. Sakamoto, and S. Arai, "Single-mode operation of GaInAsP/InP-membrane distributed feedback lasers bonded on silicon-on-insulator substrate with rib-waveguide structure," *Japanese Journal of Applied Physics Part 2-Letters & Express Letters*, vol. 46, pp. L1206-L1208, Dec 2007.
- [13] G. Roelkens, D. Van Thourhout, R. Baets, R. Notzel, and M. Smit, "Laser emission and photodetection in an InP/InGaAsP layer integrated on and coupled to a Silicon-on-Insulator waveguide circuit," *Optics Express*, vol. 14, pp. 8154-8159, Sep 2006.
- [14] A. W. Fang, H. Park, O. Cohen, R. Jones, M. J. Paniccia, and J. E. Bowers, "Electrically pumped hybrid AlGaInAs-silicon evanescent laser," *Optics Express*, vol. 14, pp. 9203-9210, Oct 2006.
- [15] T. Spuesens, L. Liu, T. d. Vries, P. R. Romeo, P. Regreny, and D. V. Thourhout, "Improved design of an InP-based microdisk laser heterogeneously integrated with SOI," in *Group IV Photonics 2009* San Francisco, USA, 2009, p. accepted for publication.
- [16] A. Liu, R. Jones, L. Liao, D. Samara-Rubio, D. Rubin, O. Cohen, R. Nicolaescu, and M. Paniccia, "A high-speed silicon optical modulator based on a metal-oxide-semiconductor capacitor," *Nature*, vol. 427, pp. 615-618, 2004.
- [17] L. Liu, J. Van Campenhout, G. Roelkens, D. Van Thourhout, P. Rojo-Romeo, P. Regreny, C. Seassal, J. M. Fedeli, and R. Baets, "Ultralow-power all-optical wavelength conversion in a silicon-on-insulator waveguide based on a heterogeneously integrated III-V microdisk laser," *Applied Physics Letters*, vol. 93, p. 3, Aug 2008.
- [18] J. Van Campenhout, L. Liu, P. R. Romeo, D. Van Thourhout, C. Seassal, P. Regreny, L. Di Cioccio, J. M. Fedeli, and R. Baets, "A compact SOI-integrated multiwavelength laser source based on cascaded InP microdisks," *Ieee Photonics Technology Letters*, vol. 20, pp. 1345-1347, Jul-Aug 2008.
- [19] Y. Halioua, T. Karle, I. Sagnes, G. Roelkens, D. V. Thourhout, R. Raj, and F. Raineri, "InP 2D Photonic Crystal Lasers integrated onto SOI waveguides," in *CLEO 2009* Baltimore, USA, 2009, p. CMP3.
- [20] I. Moreels, B. De Geyter, D. Van Thourhout, and Z. Hens, "Transmission of a quantum-dot-silicon-on-insulator hybrid notch filter," *J. Opt. Soc. Am. B*, vol. 26, pp. 1243-1247, 2009.
- [21] H. G. Park, C. J. Barrelet, Y. N. Wu, B. Z. Tian, F. Qian, and C. M. Lieber, "A wavelength-selective photonic-crystal waveguide coupled to a nanowire light source," *Nature Photonics*, vol. 2, pp. 622-626, Oct 2008.