We discuss the complete workflow from the extraction of behavioral and fabricated geometry parameters using optical measurements to a decomposition of spatial variability and ultimately to the layout-aware yield prediction of photonic integrated circuits (PIC).
